

# CEPF630B/CEBF630B


PRELIMINARY

4

## N-Channel Logic Level Enhancement Mode Field Effect Transistor

### FEATURES

- 200V , 9A ,  $R_{DS(ON)} = 0.4\Omega$  @  $V_{GS}=10V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability.
- TO-220 & TO-263 package.



### ABSOLUTE MAXIMUM RATINGS (Tc=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	200	V
Gate-Source Voltage	V <sub>GS</sub>	± 30	V
Drain Current-Continuous -Pulsed	I <sub>D</sub>	9	A
	I <sub>DM</sub>	36	A
Drain-Source Diode Forward Current	I <sub>S</sub>	9	A
Maximum Power Dissipation @Tc=25°C Derate above 25°C	P <sub>D</sub>	74	W
		0.59	W/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C

### THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	1.7	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	62.5	°C/W

# CEPF630B/CEBF630B

4

## ELECTRICAL CHARACTERISTICS (Tc=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>DRAIN-SOURCE AVALANCHE RATING<sup>a</sup></b>						
Single Pulse Drain-Source Avalanche Energy	E <sub>AS</sub>	V <sub>DD</sub> =50V, L=3mH R <sub>G</sub> =25 Ω		150		mJ
Maximum Drain-Source Avalanche Current	I <sub>AS</sub>			9		A
<b>OFF CHARACTERISTICS</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	200			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 200V, V <sub>GS</sub> = 0V			25	μA
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ±30V, V <sub>DS</sub> = 0V			±100	nA
<b>ON CHARACTERISTICS<sup>a</sup></b>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2		4	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> = 4.5A		0.34	0.4	Ω
On-State Drain Current	I <sub>D(ON)</sub>	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 10V	9			A
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> = 40V, I <sub>D</sub> = 4.5A		7		S
<b>SWITCHING CHARACTERISTICS<sup>b</sup></b>						
Turn-On Delay Time	t <sub>D(ON)</sub>	V <sub>DD</sub> = 100V, I <sub>D</sub> = 9A, V <sub>GS</sub> = 10V R <sub>GEN</sub> =25Ω		25	50	ns
Rise Time	t <sub>r</sub>			84	150	ns
Turn-Off Delay Time	t <sub>D(OFF)</sub>			72	130	ns
Fall Time	t <sub>f</sub>			77	140	ns
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =160V, I <sub>D</sub> = 9A, V <sub>GS</sub> =10V		22	29	nC
Gate-Source Charge	Q <sub>gs</sub>			3		nC
Gate-Drain Charge	Q <sub>gd</sub>			12		nC

# CEPF630B/CEBF630B

## ELECTRICAL CHARACTERISTICS ( $T_c=25^\circ\text{C}$ unless otherwise noted)

4

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>DYNAMIC CHARACTERISTICS<sup>b</sup></b>						
Input Capacitance	$C_{iss}$	$V_{DS}=25\text{V}, V_{GS}=0\text{V}$ $f=1.0\text{MHz}$		550		pF
Output Capacitance	$C_{oss}$			100		pF
Reverse Transfer Capacitance	$C_{rss}$			30		pF
<b>DRAIN-SOURCE DIODE CHARACTERISTICS<sup>a</sup></b>						
Diode Forward Voltage	$V_{SD}$	$V_{GS}=0\text{V}, I_S=9\text{A}$			1.5	V

### Notes

a. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

b. Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics

# CEPF630B/CEBF630B

4




Figure 3. Capacitance



Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature




Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current

# CEPF630B/CEBF630B




Figure 9. Gate Charge




Figure 10. Maximum Safe Operating Area




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve